

**Notice of References Cited**

Application/Control No.

10/082,900

Applicant(s)/Patent Under  
Reexamination  
DESAI ET AL.

Examiner

Mary J. Steelman

Art Unit

2122

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,574,348	03-1986	Scallon, Gregory M.	712/215
*	B	US-5,649,179	07-1997	Steenstra et al.	712/248
*	C	US-5,664,214	09-1997	Taylor et al.	712/20
*	D	US-5,752,001	05-1998	Dulong, Carole	703/2
*	E	US-5,818,788	10-1998	Kimura et al.	365/230.03
*	F	US-6,151,568	11-2000	Allen et al.	703/14
*	G	US-6,282,633 B1	08-2001	Killian et al.	712/208
*	H	US-6,446,195 B1	09-2002	Ganapathy et al.	712/221
*	I	US-6,513,146 B1	01-2003	Yonezawa et al.	716/7
*	J	US-6,687,299 B2	02-2004	Yoshida et al.	375/240.16
*	K	US-2003/0028844 A1	02-2003	Coombs, Robert Anthony	714/796
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Yamamoto, T; Gotoh, S; Takahashi, T; Irie, K; Ohshima, K; Mimura, N; Aida, K; Maeda, T; + "A Mixed-Signal 0.18-um CMOS SoC for DVD Systems With 432-MSample/s PRML Read Channel and 16-MB Embedded DRAM", p. 1785-1794, 2001 IEEE, retrieved 01/03/2005.
	V	Monteiro, Jose; Devadas, Srinivas; Ghosh, Abhijit; "Short Papers_Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures", p. 279-284, 1998 IEEE, retrieved 01/03/2005.
	W	Oed, Richard; Gossler, Marcus; "SPONSOR'S FEATURE-DSP PROCESSORS Power and efficiency Architectures for this Centry's applications", Summer 2001, <URL <a href="http://www.neon.co.uk/campus/articles/texas/texas%20summer%2001.htm">Http://www.neon.co.uk/ campus/articles/texas/texas%20summer%2001.htm</a> >, retrieved google.com 01/03/2005.
	X	Smith, JE; Faanes, Greg; Sugumar, Rabin; "Vector Instruction Set Support for Conditional Operations", June 2000, Computer Architecture / IEEE, retrieved 01/03/2005.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.